A custom 16-bit RISC processor implemented in Verilog, featuring a pipelined architecture, ALU, register file, control unit, instruction memory, and data memory. Supports a minimal but efficient instruction set for educational CPU design and FPGA deployment.
-
Notifications
You must be signed in to change notification settings - Fork 0
A custom 16-bit RISC processor implemented in Verilog, featuring a pipelined architecture, ALU, register file, control unit, instruction memory, and data memory. Supports a minimal but efficient instruction set for educational CPU design and FPGA deployment.
spandanfoldt/16-bit-RISC-processor
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A custom 16-bit RISC processor implemented in Verilog, featuring a pipelined architecture, ALU, register file, control unit, instruction memory, and data memory. Supports a minimal but efficient instruction set for educational CPU design and FPGA deployment.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published