Skip to content
View spandanfoldt's full-sized avatar

Block or report spandanfoldt

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 16-bit-RISC-processor 16-bit-RISC-processor Public

    A custom 16-bit RISC processor implemented in Verilog, featuring a pipelined architecture, ALU, register file, control unit, instruction memory, and data memory. Supports a minimal but efficient in…

    Verilog

  2. Vending-Machine Vending-Machine Public

    This project implements a digital vending machine controller using Verilog HDL, designed as a clean and modular Finite State Machine (FSM). The machine supports five different products, accepts coi…

    Verilog