B.Tech UG | ECE |
National Institute of Technology Warangal
- Amravati, Maharashtra
Pinned Loading
-
Cache-Compression-Implementation-on-FPGA-using-Verilog-HDL
Cache-Compression-Implementation-on-FPGA-using-Verilog-HDL PublicCache Compression using Verilog HDL
-
Low-Noise-Amplifier
Low-Noise-Amplifier PublicDesign and simulation of a Low Noise Amplifier (LNA) at 1.575 GHz using Keysight ADS, targeting GPS L1 applications with optimized gain and noise figure
-
Marketing-Sales-Prediction-Model
Marketing-Sales-Prediction-Model PublicSales prediction model using marketing spend data, built with KNIME and machine learning algorithms to estimate sales based on advertising budgets
-
Snake-Board-Game
Snake-Board-Game PublicDeveloped a classic Snake Board Game using Java and Swing, featuring dynamic gameplay, real-time score tracking, and a restart functionality. The project demonstrates object-oriented design, event-…
Java 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
